# REMARKS

Claims 1-12 are currently pending in the application. By this amendment, no claims are amended, added, or canceled. Reconsideration of the rejected claims in view of the following remarks is respectfully requested.

## **Priority**

The instant application is a divisional of U.S. application number 10/063,018, filed March 12, 2002, now U.S. Patent No. 6,877,048. Attached hereto is a substitute specification showing the addition of a new paragraph stating the continuity between the applications.

## Objection to Specification

The specification has been objected to for failing to have page numbers. The above-mentioned substitute specification shows page numbers.

Accordingly, Applicants respectfully request that the objection to the specification be withdrawn.

# Double Patenting Rejection

Claims 1-12 were rejected under on the grounds of non-statutory double patenting over claims 1-11 of U.S. Patent No. 6,877,048. This rejection is respectfully traversed.

The double patenting rejection is based solely on an alleged improper timewise extension of patent rights, as evidenced by the Examiner's use of Form Paragraph 8.38

which references *In re Schneller*, 397 F.2d 350, 158 USPQ 210 (CCPA 1968). The Examiner is reminded that both MPEP §804 and the Examiner's Notes of Form Paragraph 8.38 mandate that the Technology Center (TC) Director must approve any nonstatutory double patenting rejection based on *In re Schneller*.

Applicants respectfully submit that the rejection of claims 1-12 is improper because the Examiner has failed to gain TC Director approval for the nonstatutory double patenting rejection based on *In re Schneller*. Since there is no indication in the record of TC Director approval (e.g., TC Director signature, etc.), the rejection is improper and should be withdrawn.

In any event, the double patenting rejection of claims 1-12 is improper because at least claims 4-6, 8, 9, 11, and 12 of the instant application recite features that are not covered by claims 1-11 of the '048 patent. That is, claims 1-11 of the '048 patent do not cover the recited combination of features of claim 4 including, *inter alia*, a first processor that controls the receiving of data packets and processing of the received data packets. Additionally, claims 1-11 of the '048 patent do not cover the recited combination of features of claim 8 including, *inter alia*, determining that the inbound memory buffer requires additional memory and dynamically allocating memory from the outbound memory buffer for use by the inbound memory. Also, claims 1-11 of the '048 patent do not cover the recited combination of features of claim 9 including, *inter alia*, determining that the outbound memory buffer requires additional memory and dynamically allocating memory from the inbound memory buffer for use by the outbound memory buffer. Furthermore, claims 1-11 of the '048 patent do not cover the recited combination of features of claim 11 including, *inter alia*, means for determining that the inbound

memory buffer requires additional memory and means for dynamically allocating memory from the outbound memory buffer for use by the inbound memory. Even further claims 1-11 of the '048 patent do not cover the recited combination of features of claim 12 including, *inter alia*, means for determining that the outbound memory buffer requires additional memory and means for dynamically allocating memory from the inbound memory buffer for use by the outbound memory buffer.

Accordingly, Applicants respectfully request that the double patenting rejection of claims 1-12 be withdrawn.

## 35 U.S.C. §102 Rejection

Claims 1, 2 and 7-12 were rejected under 35 U.S.C. §102(e) for being anticipated by U. S. Patent No. 6,219,728 issued to Yin ("Yin") <sup>1</sup>. This rejection is respectfully traversed.

To anticipate a claim, each and every element as set forth in the claim must be found, either expressly or inherently described, in a single prior art reference. MPEP §2131. Applicants submit that Yin does not show each and every feature of the claimed invention.

The present invention generally relates to the field of dynamic memory allocation in a networking protocol handler, and, more particularly, to a method and apparatus for dynamically allocating memory between inbound and outbound paths of a protocol

9

<sup>&</sup>lt;sup>1</sup> Applicants note that U. S. Patent No. 6,219,728 issued to Yin appears to qualify as a §102(a) reference. In any event, the rejection is traversed for the reasons discussed herein.

handler so as to optimize the ratio of a given amount of memory between the inbound and outbound memory buffers. Independent claim 1 recites, in pertinent part:

... an inbound memory for receiving data packets; an outbound memory for transmitting data packets; and

circuitry capable of dynamically allocating memory from the inbound memory for use by the outbound memory or from the outbound memory for use by the inbound memory.

Independent claim 7 recites, in pertinent part:

... receiving data packets in an inbound memory buffer;

transmitting data packets with an outbound memory buffer; and

dynamically allocating memory from the inbound memory buffer for use by the outbound memory buffer or the outbound memory buffer for use by the inbound memory buffer.

Independent claim 10 recites, in pertinent part:

... means for receiving data packets in an inbound memory buffer;

means for transmitting data packets with an outbound memory buffer; and

means for dynamically allocating memory from the inbound memory buffer for use by the outbound memory buffer or the outbound memory buffer for use by the inbound memory buffer.

Yin does not disclose these features.

The Examiner asserts that elements  $Q_1 \dots Q_n$  shown in FIGS. 5-7 of Yin constitute inbound memory buffers. The Examiner further asserts that Yin shows

outbound memory as element 14 of FIG. 1. The Examiner further asserts that Yin discloses a processor in FIG. 8B that constitutes circuitry capable of dynamically allocating memory from the inbound memory for use by the outbound memory or from the outbound memory for use by the inbound memory. Applicants respectfully disagree.

Yin discusses a known apparatus for network communication in FIG. 1. The apparatus comprises input buffers 12, a switch 10, and output buffers 14. The input buffers and output buffers 14 are dedicated to a particular port of the switch 10, and memory cannot be allocated between the input buffers and output buffers 14 (lines 22-38 of col. 1). Yin teaches that shared memory systems provide an improvement over dedicated memory systems (lines 39-47 of col. 1). Yin further teaches that shared memory systems suffer drawbacks due to static thresholds for determining when to discard an incoming or outgoing data cell or packet.

Yin's invention is related to a system for allocating shared memory resources among various ports and discarding incoming or outgoing data cells as necessary. In describing FIG. 2 with respect to the invention, Yin shows a shared memory switch 100 comprising a shared memory 102 and multiple address queues 104. The shared memory 102 contains a plurality of memory buffers or locations that are shared by all of the address queues 104. That is, when a data cell is received by switch 100, the data cell is stored at any available buffer in the shared memory 102. The memory address is then added to the appropriate address queue 104. When the cell is removed from the shared memory 102, the associated address is deleted from the address queue. Thus, it is seen that there is a single shared memory 102, and the address queues 104 contain memory addresses related to the buffer locations within the shared memory

102. The address queues 104 do not contain the actual cell data (column 4, lines 20-30).

In FIGS. 5-7, Yin shows examples of the memory switch 100 under different memory usage conditions. In FIG. 5A, shared memory 102 contains a plurality of data cells 106. The three address queues 112, 114, and 116 correspond to the address queues 104 described with respect to FIG. 2 (and are what the Examiner refers to as Q<sub>1</sub>...Q<sub>n</sub>). Address queues 114 and 116 (i.e., Q<sub>2</sub> and Q<sub>3</sub>) are empty, indicating that the queues are currently inactive. Address queue 112 (i.e., Q<sub>1</sub>) is active as indicated by a plurality of addresses 118 stored in the queue. Each address 118 stored in the address queue 112 (i.e., Q<sub>1</sub>) indicates a memory address within shared memory 102 containing the actual data cell to be transmitted (see line 66 of col. 4 through line 10 of col. 5). Yin discloses a system and method for dynamically changing the threshold 122 (i.e., maximum available use) of each used address queue based upon the amount of free memory 110 remaining in the shared memory 102 (see FIGS. 6-7 and line 64 of col. 5 through line 15 of col. 6). In this manner, shortcomings associated with static thresholds can be overcome (see line 48 of col. 1 through line 19 of col. 2).

However, Yin does not disclose an inbound memory and outbound memory, as recited in the claimed invention. Yin only discloses a single shared memory 102 that is used for both input and output. The single shared memory 102 does not, however, constitute an inbound memory and an outbound memory. That is, an inbound data cell is stored in a buffer of the shared memory 102, and then later is discarded from the same buffer in the shared memory 102. There is no separate inbound memory for receiving data packets and outbound memory for transmitting data packets, as recited

in the claimed invention. Moreover, because Yin does not have separate inbound and outbound memory, it is impossible for Yin to have circuitry that dynamically allocates memory from the inbound memory for use by the outbound memory (or vice versa), as recited by the claimed invention. Therefore, Yin does not disclose each and every feature of independent claims 1, 7, and 10.

In fact, Yin discloses a system that Applicants are aware of and that implementations of the instant invention provide improvements over. Yin discloses that the system is based upon asynchronous transfer mode (ATM) handling of data cells and packets (col. 3, lines 55-65). Applicants are aware of ATM systems, as they are discussed in the Background section of the instant invention. Such systems use a single fixed amount of shared memory. In ATM systems, inbound data cells can be routed to any buffer in a pool of the single shared memory. From this same buffer, the data cell can be directly routed to the appropriate outbound path. Because ATM systems contain only a single shared memory, they do not comprise an inbound memory and an outbound memory and the capability to allocate memory from the inbound memory to the outbound memory (or vice versa).

Contrary to the Examiner's assertions, the address queues 112, 114, and 116 (i.e., Q<sub>1</sub>, Q<sub>2</sub>, and Q<sub>3</sub>) of Yin do not constitute input and output memory buffers. Yin explicitly states that the address queues contain memory addresses related to cell buffer locations in the shared memory 102, and do not contain the actual cell data (col. 4, lines 23-25. Therefore, the queues (i.e., Q<sub>1</sub>, Q<sub>2</sub>, and Q<sub>3</sub>) shown in FIGS. 5-7 do not constitute inbound memory for receiving data packets and outbound memory for transmitting data packets, as recited in the claimed invention.

Even assuming arguendo that the address queues (i.e., Q<sub>1</sub>, Q<sub>2</sub>, and Q<sub>3</sub>) do constitute inbound memory for receiving data packets and outbound memory for transmitting data packets, which Applicants do not concede, there is no mention whatsoever in Yin that memory from one address queue can be allocated for use by another address queue. Instead, Yin discloses that the threshold 122 of each address queue 112, 114, and 116 (i.e., Q<sub>1</sub>, Q<sub>2</sub>, and Q<sub>3</sub>) may be dynamically altered based upon the free space 110 in the shared memory 102. However, lowering an address queue threshold 122 does not constitute allocating memory from one address gueue for use by another. That is, although a first address queue 112 (i.e., Q<sub>1</sub>) may be limited in its use of shared memory 102 by lowering its threshold 122, no portion of the first address queue 112 (i.e.,  $Q_1$ ) is ever allocated for use by a second address queue 114 (i.e.,  $Q_2$ ). Physical portions of the first address queue 112 (i.e., Q<sub>1</sub>) are never used by the second address queue 114 (i.e., Q<sub>2</sub>). Therefore, Yin does not disclose circuitry that dynamically allocates memory from the inbound memory for use by the outbound memory (or vice versa), as recited by the claimed invention.

Furthermore, Applicants submit that the Examiner is improperly mixing elements of different embodiments disclosed by Yin. More particularly, the Examiner asserts that

Figs. 5-7 show separate buffers  $Q_1...Q_n$ , the buffers from a pool of buffers, element 102, the buffers assigned as inbound memory; Fig. 1 shows the input buffers being consolidated into the switch shared memory, where  $Q_1...Q_n$ , represent the input and output buffers. (Office Action, paragraph 6)

and

Fig. 1, element 14 is represented by a subset of Fig. 1, elements  $Q_1...Q_n$ . (Office Action, paragraph 6)

It is clear from the above passages of the outstanding Office Action that the Examiner is picking and choosing elements from different embodiments of Yin to reject claims 1, 2, and 7-12. That is, FIG. 1 shows an embodiment that is different from that shown in FIGS. 2-7. Specifically, FIG. 1 shows a system with plural, dedicated input buffers and output buffers, while FIGS. 2-7 show a system having a single shared memory for both input and output. Yin even teaches that the shared memory system of FIG. 2 is an alternative (improvement) to the system shown in FIG. 1 (col. 1, lines 39-42). As such, the Examiner's use of elements from these two different embodiments is improper.

Applicants respectfully submit that claims 2, 8, 9, 11, and 12 depend from allowable independent claims, and are allowable based upon the allowability of the respective independent claims.

Accordingly, Applicants respectfully request that the rejection over claims 1, 2 and 7-12 be withdrawn.

# 35 U.S.C. §103 Rejection

Claims 3-6 were rejected under 35 U.S.C. §103(a) for being unpatentable over Yin in view of U. S. Patent No. 5,748,629 issued to Caldara *et al.* ("Caldara"). This rejection is respectfully traversed.

The Examiner bears the initial burden of factually supporting any *prima facie* conclusion of obviousness. To establish a *prima facie* case of obviousness, three basic criteria must be met. First, there must be some suggestion or motivation, either in the references themselves or in the knowledge generally available to one of ordinary skill in

the art, to modify the reference or to combine reference teachings. Second, there must be a reasonable expectation of success. Finally, the prior art reference (or references when combined) must teach or suggest all the claim limitations. MPEP §2142.

As discussed above, Yin does not disclose an inbound memory for receiving data packets, an outbound memory for transmitting data packets, and circuitry capable of dynamically allocating memory from the inbound memory for use by the outbound memory or from the outbound memory for use by the inbound memory. Caldara does not compensate for the deficiencies of Yin with respect to independent claims 1, 7, and 10.

Instead, Caldara discloses a system for allocated and dynamic bandwidth management. Caldara, like Yin, discloses an asynchronous transfer mode (ATM) switch based system. As discussed above, Applicants are aware of ATM switches, as they are discussed in the Background section of the instant invention. In ATM systems there is a single shared memory that handles both input and output. Cells received into a buffer on the inbound path will be transmitted out of the same buffer on the outbound path. In effect, a single buffer resides in both the inbound and the outbound paths so no reallocation of the buffer space is needed. Thus, Caldara does not teach or suggest inbound memory for receiving data packets, an outbound memory for transmitting data packets, and circuitry capable of dynamically allocating memory from the inbound memory for use by the outbound memory or from the outbound memory for use by the inbound memory, as recited in the claimed invention. Therefore, Caldara and Yin, alone or in combination, do not teach or suggest all of the features of the claimed invention.

P27554.A01

Accordingly, Applicants respectfully request that the rejection over claims 3-6 be

withdrawn.

CONCLUSION

In view of the foregoing amendments and remarks, Applicants submit that all of

the claims are patentably distinct from the prior art of record and are in condition for

allowance. The Examiner is respectfully requested to pass the above application to

issue. The Examiner is invited to contact the undersigned at the telephone number

listed below, if needed. Applicants hereby make a written conditional petition for

extension of time, if required. Please charge any deficiencies in fees and credit any

overpayment of fees to Attorney's Deposit Account No. 09-0456.

Respectfully submitted

Mark R. BILAK et al.

Andrew M. Calderon

Reg. No. 38,093 Robert W. Mueller

Reg. No. 35,043

August 29, 2006 GREENBLUM & BERNSTEIN, P.L.C. 1950 Roland Clarke Place Reston, VA 20191 (703) 716-1191

17

# DYNAMIC MEMORY ALLOCATION BETWEEN INBOUND AND OUTBOUND BUFFERS IN A PROTOCOL HANDLER

# **CROSS REFERENCE TO RELATED APPLICATIONS**

[0001] This application is a divisional application of U.S. Patent Application Serial No. 10/063,018, filed March 12, 2002, now U.S. Patent No. 6,877,048.

#### **BACKGROUND OF INVENTION**

[0002] 1. Field of the Invention

[0003] The present invention generally relates to the field of dynamic memory allocation in a networking protocol handler, and, more particularly, to a method and apparatus for dynamically allocating memory between inbound and outbound paths of a protocol handler so as to optimize the ratio of a given amount of memory between the inbound and outbound memory buffers.

[0004] 2. Background Description

[0005] Computer networks are based on the linking of two or more computers for sharing files and resources or for otherwise enabling communications and data transfer between the computers. The computers, often referred to as network nodes, are coupled together through various hardware network devices that allow data to be received, stored and then sent out across the network. Apart from the computers themselves, examples of such network devices requiring the ability to transfer data include controllers, bridges, switches and routers. The foregoing also applies to virtually any addressable point on a network and, in particular, to other devices connected to the network containing microcontrollers (e.g., printers, storage devices).

[0006] Because the data communications cannot occur instantaneously and/or because it is often desirable to control the data transfer, memory buffers are used for receiving, storing and sending the data to/from the network node. Memory buffers are essentially temporary memory locations that are used in the process of forwarding data to/from an input port from/to an output port. Requirements placed on the memory buffers increase when the network system employs bi-directional communications and when the inbound and outbound processing of data is simultaneous (i.e., full-duplex). Transfer of data into or out of the memory buffers is performed according to certain networking protocols. Such networking protocols employ flow control algorithms to ensure the transmitting station does not overwhelm the receiving node with data. The same is true for controlling the flow of data out of the network node.

[0007] The traditional approach for memory buffers includes an inbound buffer and an outbound buffer for receiving, storing and sending data packets (also referred to as "data frames"). One common buffer can also be used for both incoming and outgoing data transmission, provided the data input/output is not simultaneous. In any event, a certain amount of buffer memory is dedicated to receiving data into the network node (the inbound buffer) and to sending data out of the network node (the outbound buffer).

[0008] The advantage of using a common buffer is that the amount of space dedicated to the inbound versus the outbound paths can be easily configured through register programming when initializing the hardware. The drawback is that there is access contention to the memory buffer between the inbound and outbound paths that can result in significant performance degradation when simultaneously processing inbound and outbound frames. Also, for maximum performance the memory buffer access bandwidth must match the combined bandwidth of the inbound network link, the outbound network link, the inbound host interface, the outbound host interface, and any processing overhead. With modern network link speeds well in excess of 100 Mbytes/sec and host bus speeds even greater this may require wide memory data paths

and large FIFO's on the network side. Separating the memory into inbound and outbound buffers improves performance by reducing the memory access contention but forces the ratio of inbound to outbound buffer space to be fixed at design time. A method for combining the advantages of both of these options is needed.

[0009] The proper allocation of memory between the inbound and outbound buffers for receiving or sending data packets is always a consideration for controller (protocol handler) designers. Though increased buffer space equates to better performance, overallocating buffer memory results in higher costs. Unfortunately, however, there are many application-dependent factors that impact the memory requirements for a protocol handler. These include the average size of the data packets and the ratio of inbound to outbound traffic seen by the protocol handler. Also, the system requirements will differ depending upon whether the network is primarily an originator or a responder. As a result, for a given amount of memory, designers cannot optimize the ratio of inbound to outbound memory at the design stage.

[0010] When buffer space is underutilized in a particular application a potential cost savings is not realized. When buffer space is insufficient the result is a loss of system performance due to the throttling of the frame rate (flow control) on the network. In the case of the outbound buffer being too small the frame transmission rate is limited by the sending node. When the inbound buffer is too small it is the receiving node which limits the rate. Also, depending on the type of network, there may be overhead associated with the flow control mechanism to relinquish and rearbitrate for a shared bus.

[0011] For some systems, where the traffic on the links is not bi-directional and/or where simultaneous inbound and outbound processing is not required, a single fixed amount of memory would suffice. Such systems include asynchronous transfer mode (ATM) switches where the frame (referred to as a "cell" in ATM terminology) size is fixed and the bandwidth is symmetric, that is the inbound bandwidth is equal to the outbound bandwidth. In these systems inbound cells can be routed to any buffer in a pool of fixed

size buffers. From this buffer the cell can be directly routed to the appropriate outbound path with the routing being based on the cell header contents. Such a system is described in PCT patent WO 00/52955 that teaches a method for assigning memory buffer units to a particular input of a network communication device based on port utilization and quality of service goals. In that patent, the system includes a plurality of memory buffers, each divided into several sub-pools, and a buffer allocator is used for allocating buffer units between the sub-pools. The buffer allocator is arranged to operate based on a quality of service parameter and on a utilization value so as to minimize loss of data transmission at the most heavily-utilized input ports. There are several key differences between this system and the one described in the present invention. ATM systems use small fixed size cells so there is no need to perform calculations on free blocks to determine if another cell can be received. Furthermore, flow control is not used, rather, cells are allowed to be dropped when congestion occurs. WO 00/52955 is concerned with minimizing the number of dropped packets during congestion.

[0012] Another difference is that ATM switches and routers have symmetric input and output bandwidth requirements. Cells received into a buffer on the inbound path will be transmitted out of the same buffer on the outbound path. In effect, a single buffer resides in both the inbound and the outbound paths so no reallocation of the buffer space is needed. Also, to minimize costs, a design may incorporate a fixed amount of buffer memory that is not dynamically allocable between the inbound and outbound paths. However, such an approach may induce memory access bottlenecks in the traffic flow for certain applications.

[0013] In previous network protocol controllers, for example the Agilent HPFC-5166 Tachyon TS PCI to Fibre Channel Controller, separate frame buffers are used for the inbound and outbound paths. In the Tachyon architecture the inbound and outbound FIFO's are sized large enough to also serve as the frame buffers. The inbound FIFO can hold a maximum of four 2K-byte frames and the outbound FIFO can hold one maximum-

size frame. The FIFO sizes are fixed and there is no borrowing of excess space by one FIFO from another.

[0014] Similarly, the Qlogic ISP2200 contains separate on-chip inbound and outbound frame buffer spaces. These buffers only support one 2112 byte frame payload, however an interface to optional external memory is provided as a means for increasing the buffer space. In this way buffer sizes can be selected at system design time, however there is not way to statically or dynamically partition the available memory between the inbound and outbound paths once the system or card is built. Since network traffic is bursty and unpredictable it is desirable to be able to dynamically repartition the buffer space in response to the changing network traffic.

[0015] Each of the aforementioned systems suffers from the same drawback, that is, for a fixed amount of memory, being unable to dynamically allocate memory between the inbound and outbound buffers of a network protocol handler. As a result, memory access bottlenecks occur in data communications and/or memory buffers must be overdesigned to accommodate the peak load expected to be seen by the network.

### SUMMARY OF INVENTION

[0016] The method and apparatus of the present invention overcome the foregoing drawbacks of the traditional network system, including the presence of bottlenecks in data handling. A method and apparatus for performing the method are disclosed to dynamically allocate memory between inbound and outbound paths of a networking protocol handler so as to optimize the ratio of a given amount of memory between the inbound and outbound buffers.

[0017] In one aspect of the present invention an apparatus for processing data packets into or out of a computer network includes a first memory buffer for receiving incoming data packets and a second memory buffer for storing and transmitting outgoing

data packets. In a preferred embodiment, an inbound and an outbound processor, each having its own dedicated and sharable memory buffer, are used to reduce access contention. However, a single processor can also be used with the present invention if necessary. The apparatus also includes a means for generating the outgoing data packets from the received incoming data packets or via the host system interface. Dynamic allocation of memory is used such that memory can be shared between the inbound and the outbound paths and the dynamic allocation is performed according to the current availability of memory and stored history. Each memory buffer is divided into blocks. The blocks are sized to be smaller than the maximum frame size of the data packet to be processed. This minimizes wasted space and provides an efficient size allocation scheme. The blocks are managed as a free list of blocks or as a linked list of blocks. As data frames are placed into a memory buffer the appropriate number of blocks are removed from the "free list" and as frames leave the memory buffer the blocks are added back to the "free list." This is managed by a processor thread that also determines the amount of "free" space available in each memory buffer based on the number of blocks in the free list. Use of an interprocess communication path ensures that the memory buffers are equally accessible to both the inbound and the outbound processors (and their respective logic).

[0018] Memory is dynamically altered by allocating a portion of the inbound memory buffer for future frame reception and the outbound memory buffer for future frame transmission. Thereafter, a portion of the allocated memory is reserved for data frame reception or transmission. Once the data frame is processed, any allocated memory is deallocated for use in another transaction.

[0019] Using the present invention helps to reduce the need to throttle data rate transmissions and other memory access bottlenecks associated with data transfer into and out of computer networks.

[0020] In another aspect of the present invention, a method is provided to perform the processing of data packets employing the apparatus of the present invention. Steps to perform this method include receiving incoming data packets into a first memory buffer, generating outgoing data packets and transmitting the outgoing data packets using a second memory buffer. As before, the first and second memory buffers are dedicated to an inbound processor and an outbound processor, respectively, however, there is no restriction against using a single processor. Memory in each buffer is sharable using dynamic memory allocation that is performed according to the current availability of memory and stored history. Dividing each memory buffer into blocks that are smaller than the maximum data frame size being processed provides an efficient memory management scheme. The method manages the blocks as a free list or a linked list of blocks, and the blocks are removed from or added to the "free list" as data frames are moved into and out of the memory buffers. A processor thread that monitors the "free" space available in each memory buffer performs this management task. Each memory buffer is equally accessible to the inbound and the outbound processors through use of an interprocess communication path. Portions of the inbound and the outbound memory buffers are allocated for future frame reception and frame transmission, respectively, after which a portion of the allocated memory is reserved to complete the transaction. Any allocated memory remaining after the data frame is processed is then deallocated for another use.

## **BRIEF DESCRIPTION OF DRAWINGS**

[0021] The foregoing and other objects, aspects and advantages will be better understood from the following detailed description of a preferred embodiment of the invention with reference to the drawings, in which:

[0022] FIG. 1 illustrates the data flow for the link interface of a network protocol handler in conventional systems.

[0023] FIG. 2 depicts the data flow for the link interface of a network protocol handler using dynamic reallocation of memory from the outbound frame buffer to the inbound frame buffer by the apparatus and method of the present invention.

[0024] FIG. 3 contains a block diagram depicting the dynamic memory allocation process for the inbound flow.

[0025] FIG. 4 contains a block diagram depicting the deallocation of memory for the inbound flow.

[0026] FIG. 5 contains a block diagram depicting the dynamic memory allocation process for the outbound flow.

### **DETAILED DESCRIPTION**

[0027] The present invention is directed to a method and apparatus for dynamic memory allocation in a networking protocol handler. In particular, the present invention provides dynamic allocating of memory between inbound and outbound paths of a protocol handler to provide an optimal ratio of a given amount of memory between the inbound and outbound buffers.

[0028] Data communication within a computer network involves the sharing and/or transfer of information between two or more computers, known as network stations or nodes that are linked together. The idea of dynamically allocating memory within such a computer network can be generalized to apply to a variety of systems, such as controllers, bridges, routers and other network devices. These systems share the feature that traffic on the network links (i.e., incoming and outgoing data) is bi-directional and inbound and outbound processing of data is simultaneous. Otherwise, a single memory unit would suffice. Examples of such systems include Fibre Channel (FC), Infiniband Architecture (IBA), Ethernet, etc.

Because data transfer into or out of a computer network cannot occur [0029] instantaneously, memory buffers are used to provide the ability to receive, store and send data to/from a computer network. Memory buffers are also used in situations where it is desirable to control the data communications. In any event, data transferred into or out of the network is accomplished using networking protocols according to flow control algorithms. These algorithms ensure that data coming from the transmitting station does not overload the receiving station. The inbound and outbound memory buffers can be software- or hardware-managed, though the preferred embodiment of the present invention uses software management because of the complexity of a hardwaremanaged implementation. A preferred embodiment uses separate memory for the inbound and outbound buffers to eliminate memory access bottlenecks, however, a single partitioned memory can be used so long as the inbound and outbound buffers are in the same address space (i.e., the inbound logic can access the outbound buffers and the outbound logic can access the inbound buffers). Link level flow control is required and must be dynamically changeable. For example, FC uses incremental buffer-to-buffer credit (BB\_Credit) and IBA uses flow control packets or frames to meet this requirement. To determine optimum allocation of memory, it is necessary to monitor relative usage of the inbound and outbound buffer spaces. In a preferred embodiment of the present invention, a processing thread is used to monitor the minimum number of blocks (as defined below) of free space reached during some time period for both the inbound and the outbound buffer frames. Similarly, the allocation of space between the inbound and outbound buffers can be provided, in a preferred embodiment, using a processing thread to move blocks of data from one linked list or free list to another.

[0030] Using the apparatus and method of the present invention, the ratio of memory between the inbound and the outbound memory buffer can be optimized, for a fixed amount of memory, through dynamic memory allocation.

[0031] Referring now to the drawings, the apparatus and method of the present invention will be described. First, FIG. 1 depicts the data flow scenario 400 into and out of a computer network using conventional techniques. In this figure a separate inbound buffer 450 and outbound buffer 460 are used to avoid memory access contention because the interface is full duplex. Each of these buffers represents a pool of buffer spaces which are generally sized to fit a maximum frame size. The controller has to perform a set of tasks that taken together are complex enough to usually require one or more processors although full hardware implementations are also possible. These tasks include managing the buffers, handling errors, responding to inbound frames in a protocol dependent way, frame reordering, relating frames to particular operations and updating the status of the operation, and controlling the DMA engines 470 that move data from the buffers to or from host system memory across the host system bus. In the example of FIG. 1 separate processors are used to handle the inbound and outbound paths. The memory buffers 450 and 460 are assigned to the inbound processor 415 and to the outbound processor 420, respectively. A network physical interface 425, operating via port logic 430, communicates with an inbound FIFO 435 and an outbound FIFO 440. The inbound path 405 receives data from the inbound FIFO 435, and the outbound path 410 sends data to the outbound FIFO 440. The inbound buffer 450 accommodates various-sized data frames (or packets) 445, which leaves a certain amount of free buffer spaces available to handle additional incoming data. Similarly, the outbound buffer 460 contains outgoing data frames 455 and a certain amount of free buffer spaces. An interprocess communication path 465 provides each processor 415 and 420 with information as to the amount of free space in the inbound and outbound frame buffers 450 and 460 and provides access to the other path's buffer. However, since the conventional systems do not allow transfer of available free blocks from the outbound buffer to the inbound buffer (or vice versa), data transfer can become stalled if the inbound or outbound buffers become full.

[0032] Continuing with the description of FIG. 1, one or more DMA engines 470 is used to transfer data into or out of the memory buffers to or from host system memory across the host system bus interface 475.

[0033] In a preferred embodiment, by way of example only, FIG. 2 depicts a data flow scenario 10 for the link interface of a network protocol handler using the features provided by the present invention. In FIG. 2 there are two separate processors, namely, an inbound processor 120 and an outbound processor 220; however, two processors is not a requirement for the present invention. The inbound processor 120 receives data from an inbound FIFO 20, and the outbound processor 220 sends data to an outbound FIFO 30. Using an FC controller as an example, the network physical interface becomes a serializer 60 and deserializer 50. The port logic 40 will contain all the functions that must happen at hardware rates. Again, in the FC case this would include error checking, frame validation, CRC checking, 8B10B encoders and decoders, and elasticity FIFO's to handle slight clock differences between the received data rate and the local clock rate. The inbound and outbound FIFO's are used since the frame transmission rate on the network cannot be interrupted but there is not a dedicated bandwidth into or out of the frame buffers. The FIFO's are sized to accommodate the small interruptions of data transfer into or out of the frame buffers. The blocks in FIG. 2 that contain the FIFO's also contain the interface logic to the frame buffer and control blocks.

[0034] Continuing with FIG. 2, each processor, 120 and 220, is assigned its own memory buffer, namely, an inbound frame buffer 100 and an outbound frame buffer 200, respectively. These memory buffers are used as the processing space for inbound and outbound frames. Should either of the dedicated buffers become overloaded, the present invention allows for "borrowing" blocks of memory by one buffer from another buffer so as to avoid throttling of the data rate into or out of the network. For efficiency and to minimize wasted space, each frame buffer 100 and 200 is divided into blocks 110 and 210 that are smaller than the maximum frame size. These are managed as a list of blocks in a free list or as a link 150 in a linked list of blocks. As data frames are placed

into the memory buffer to be processed (e.g., Frame 1, Frame 2, Frame 3 in the Inbound Frame Buffer 100) the appropriate number of blocks are removed from the "free" list of blocks. Similarly, as data frames leave the memory buffer where they are stored in system memory via DMA (e.g., Frame 1 in the Inbound Frame Buffer 100) the appropriate number of blocks are added back to the "free" list of blocks. The free list blocks are managed by a processor thread 120 that can also easily calculate the amount of free space in the buffers based on the number of free blocks in the free list. Further, through the interprocess communication path 170 the inbound and outbound frame buffers 100 and 200 are equally accessible to both processors 120 and 220 and to the inbound FIFO 20 and outbound FIFO 30 (although possibly with a higher access latency that requires more clock cycles to access data).

[0035] As an example, in an FC protocol handler, and considering only the data payloads which are a maximum of 2112 bytes, for a block size of 256 bytes the inbound and outbound buffer sizes would be 64 blocks or 16384 bytes each. In that case the inbound buffer 100 can hold seven (7) full-size payloads so that up to seven (7) flow control "primitives" (R\_RDY's) can be issued. A "primitive" is defined in the FC specification as a 4-byte control word. The advantage of using smaller block sizes is realized when data payloads that are smaller than the maximum are received. So, for example, if three (3) 512-byte payloads were received, then there would be 58 blocks remaining free that can still hold seven (7) full-size payloads. This would allow the sending of three (3) more R\_RDY's even before the received frames are processed.

[0036] Continuing with this example, suppose that the processor thread 120 determines that the inbound frame buffer 100 is normally nearly full, causing a throttling of the frame reception rate using the flow control mechanism (i.e., the R\_RDY's). As a result, if the outbound frame buffer 200 also normally has free space (as depicted in FIG. 2), then some of this space can be dynamically removed from the outbound free list and added to the inbound free list. The result of this dynamic memory allocation is as shown in FIG. 2. This will then allow more R\_RDY's to be issued. The converse to the

above procedure is also true when the outbound frame buffer 200 is normally full and the inbound frame buffer 100 is underutilized.

[0037] FIG. 3 describes in block diagram form the dynamic memory allocation process 300 for the inbound flow of data using the inbound frame buffer 100. Analogous diagrams for the deallocation process and the outbound flow are presented in FIGS. 4 and 5, respectively. Each of these is directed towards use of FC control, though other processes are equally applicable.

[0038] The inbound frame allocation process 300 begins by making a network connection 310. Note that the inbound frame buffer is completely empty at the time the network connection is made. After the network node is connected, an initial buffer-tobuffer credit (BB\_credit) is extended by sending request for data transmission through one or more R\_RDY's 320. Thereafter, the inbound frame buffer waits for an incoming data frame 330 and, when it arrives, transfers the frame into the next available buffer slot 340. At that point the process tests to determine if the inbound frame buffer has sufficient space for a max-size frame 350 (e.g., 2112 bytes for an FC frame). If the answer to the test 350 is "yes," then space is allocated in the inbound frame buffer 360 to accommodate the data frame. However, if the answer to the test 350 is "no," then another test is performed to determine if there is sufficient space in the outbound frame buffer to accommodate a max-size frame 370. If the answer to this test 370 is "no," then an additional R RDY cannot be sent until enough buffer space is freed up by processing frames as in FIG. 4, so the process returns to step 330 and awaits another incoming frame. On the other hand, if the answer to the test 370 is "yes," then space is allocated (reserved) in the outbound frame buffer 380. The result of either of steps 360 or 380 is that an additional R\_RDY can be issued 390 and then the process again returns to step 330.

[0039] In FIG. 4, the process for deallocating memory for the inbound frame buffer 500 is depicted in block diagram form. Again, the process begins by establishing a network

connection 510. After the connection with the network node is established, the process waits until such time as the inbound buffer queue is not empty 520 and then processes frame 530. Next, a test is performed to determine in which buffer the data frame was stored 540 (i.e., in the inbound frame buffer or in the outbound frame buffer). If the answer to the test 540 is the "outbound frame buffer," then the amount of space that was taken up by the processed data frame 530 is deallocated in the outbound frame buffer 550. Thereafter, the process returns to step 520 to begin the processing of another frame 530. Alternatively, if the answer to the test 540 is the "inbound frame buffer," then an additional test is performed to determine if the outbound frame buffer is reserved for an inbound data packet 560. When the answer to this test 560 is "yes," then deallocation of the space in the outbound buffer occurs 550. However, if the answer to test 560 is "no," then only the space in the inbound frame buffer is deallocated 570. In either case, the process returns from both step 550 and step 570 to step 520 to await another frame processing request.

[0040] Continuing with the description of an FC control, FIG. 5 depicts the process for allocation of an outbound frame buffer 600 in block diagram form. Initially a connection to the network node is made 610, but, as before, the outbound frame buffer is completely empty at this time. To determine the initial BB\_credit available one or more R\_RDY's are issued and received 620. Next, the process waits until the data frame is ready to be transmitted 630. At that point, a test is performed to determine if the outbound frame buffer has adequate space to hold the data frame to be transmitted 640. If so, then the answer to test 640 is "yes," and the data frame is allocated and written to the available space in the outbound frame buffer 650. Thereafter, the process returns to step 630 and waits for another data frame to be transmitted. However, in the event the answer to test 640 is "no," then a subsequent test is performed to determine if the inbound frame buffer has sufficient space to accommodate a max-size frame 660. If the answer to test 660 is "no," then the process must wait until either an outbound data frame is sent or until an inbound data frame is deallocated 670. Whenever the answer to test 640 is "yes," the process proceeds to step 650 as described above. Alternatively, if

there is sufficient space in the inbound frame buffer, then the answer to test 660 is "yes," and the data frame is allocated and written to the available space in the inbound frame buffer 680.

[0041] While the invention has been described in terms of preferred embodiments, and specific embodiments by way of example in the drawings are described in detail, it should be understood that the drawings and detailed description thereto are not intended to limit the invention to the particular form disclosed. To the contrary, those skilled in the art will recognize that the present invention can be practiced with modifications, equivalents and alternatives within the spirit and scope of the appended claims.